Abstract-We have developed a quantum annealing processor, based on an array of tunably coupled rf-SQUID flux qubits, fabricated in a superconducting integrated circuit process [1] . Implementing this type of processor at a scale of 512 qubits and 1472 programmable inter-qubit couplers and operating at ∼ 20 mK has required attention to a number of considerations that one may ignore at the smaller scale of a few dozen or so devices. Here we discuss some of these considerations, and the delicate balance necessary for the construction of a practical processor that respects the demanding physical requirements imposed by a quantum algorithm. In particular we will review some of the design trade-offs at play in the floor-planning of the physical layout, driven by the desire to have an algorithmically useful set of inter-qubit couplers, and the simultaneous need to embed programmable control circuitry into the processor fabric. In this context we have developed a new ultra-low power embedded superconducting digital-to-analog flux converters (DACs) used to program the processor with zero static power dissipation, optimized to achieve maximum flux storage density per unit area. The 512 single-stage, 3520 two-stage, and 512 three-stage fluxDACs are controlled with an XYZ addressing scheme requiring 56 wires. Our estimate of on-chip dissipated energy for worst-case reprogramming of the whole processor is ∼ 65 fJ. Several chips based on this architecture have been fabricated and operated successfully at our facility, as well as two outside facilities (see for example [2] ).
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One of the advantages of an approach based on superconducting qubits is that a largely compatible classical electronics technology is known and available in the guise of single-fluxquanta based circuit architectures. The authors have previously presented the architecture, design, and operation of an SFQ based system for controlling [3] and reading out [4] a quantum annealing processor based on flux qubits [1] , [5] at the core of D-Wave One TM system. The authors, as well as a number of other researchers, have gained some experience using this first generation processor [6] - [9] . This experience has informed and guided the design of a second generation quantum annealing processor, the D-Wave Two TM system. In this paper we provide an overview of this processor's architecture and discuss some of the considerations and trade-offs involved in its design.
At the root of the design problem is the operation of a quantum annealing processor based on superconducting flux qubits. Many of the processor building blocks are described by Harris, et al. [1] , [10] . A number of the control terminals (biases) required by the qubits and inter-qubit couplers are discussed by Johnson et al. [3] , and these are largely unchanged. The implementation of the control circuitry, the cross section of the fabrication process, and the number of devices used, are among the main differences between the two generations of D-Wave processors.
The D-Wave One used current biased SFQ [11] , [12] demultiplexer circuitry to address all N programmable devices on chip, requiring an asymptotically optimal O(log(N )) number of control lines. This circuitry was designed with consideration for the need to minimize static power dissipated on chip during programming, and to this end used very low bias supply voltages, and very low value shunt resistors. The predicted peak temperature of the junction shunts during programming, about 500 mK, was sufficiently low to ensure negligible thermally induced bit errors in DAC programming.
We found, however, that it took of order 1 s for this heat to dissipate sufficiently for the processor to return to ∼ 20 mK, a temperature low enough to run the quantum annealing algorithm and obtain solutions to posed problems with appreciable probability. As typical computation time is ∼ 20µs, this was clearly an unacceptable amount of time to wait to run the algorithm after programming.
D-Wave Two control circuitry was designed to eliminate static power dissipation completely and to simplify the design greatly with XYZ addressing scheme requiring O( 3 √ N ) lines. Though not logarithmic, this scaling is sufficiently weak to allow processors significantly larger than the one under discussion to be operated in our existing apparatus.
Improvement in performance of the annealing algorithm was also a central design goal of the D-Wave Two. In a fixed temperature environment, performance can be improved by increasing the qubit energy scale. This can be done by decreasing qubit inductance and capacitance. Given constraints on dielectric permittivity and wiring geometry, this is most practically accomplished in our design by reducing the physical length of the qubit wiring. Reduction of length by a factor of two compared with D-Wave One was achieved by adding two metal layers to the fabrication process, for a total of 6 superconducting metal layers. This allowed for an increase of overall processor density by a factor of four.
In the first section of this paper we will step back and discuss the requirements of the whole chip and give our rationale behind the chosen hardware graph topology (common between D-Wave One and Two) from the top-down perspective. We will then be in a position to present the chosen implementation of D-Wave Two control circuitry in bottom-up fashion. Read-out infrastructure will be described in a subsequent publication.
II. CIRCUIT TOPOLOGY D-Wave quantum annealing processors have evolved through a series of generations subject to the competing pressures exerted by computational complexity and practical implementation. They are designed to solve this problem: given hardware graph G, minimize the following quadratic form over discrete variables s i ∈ {−1, +1}:
with problem parameters h i , J ij ∈ {−1, −7/8, ... + 7/8, +1} for our current hardware.
Our current hardware graph topology, which we named Chimera, was designed to satisfy a number of common-sense requirements related to its intended use for solving optimization problems, subject to a number of physical implementation constraints.
A. Requirements 1) Non-planarity: We desire to tackle NP-complete problems, so non-planarity of the underlying graph is an important condition to making the corresponding Ising-spin problem NP-complete [13] , [14] . A related motivation is that non-planarity is required to establish chains of qubits that cross each other. 2) The ability to embed complete graphs: To solve Ising spin glass problems with different topologies using a single processor, it must be possible to map, or embed the problem graph into the available hardware graph. This process typically involves using chains, trees, or other connected sub-components of the hardware graph (comprising physical qubits, strongly ferromagnetically coupled to each other) to represent a single node in the problem graph (logical qubit). In the language of graph theory, we want the hardware graph to have largest possible variety of problem graphs as its minors [15] . While embedding arbitrary graphs is computationally hard, one can nonetheless determine how large of a degree M complete graph K M can be embedded in a given size hardware graph, thus guaranteeing that all graphs up to M nodes are embeddable using a straightforward prescription.
3) The ability to incorporate on-chip control circuitry:
While a single qubit, or a handful of them, can be precisely controlled with dedicated analog lines driven by room-temperature electronics, integrating more than a few dozen qubits on a single chip requires some onchip control circuitry. For example, there are currently six control "knobs" for every qubit, required to make the qubits robust to fabrication variability [16] , and one "knob" per coupler. Where possible, we have designed our QA processors to use static flux biases applied to target superconducting loops in order to realize most of these knobs. The desired values of flux biases are programmed into individual control devices using a relatively small number of essentially digital control lines that carry signals generated at room temperature. These the control devices combine the functions of persistent memory and digital-to-analog conversion. We call these devices flux DACs, or Φ-DACs. From an architectural viewpoint, each Φ-DAC is a relatively macroscopic object with a typical size of ∼ 10 µm. Having several of them attached to a single qubit sets a lower bound on qubit size and influences possible qubit shapes and hardware graph topologies.
B. Constraints

1) Limited qubit fan-out:
From an applications standpoint, the best option would be for each qubit to be connected to all others. However, directly implementing a complete K M graph in hardware for an arbitrarily large M is impractical. Each qubit in our current design can be connected to only a relatively small number of other qubits 10 before non-ideal features arise in the qubit response and the coupling energy scale (compared to k b T , for example), becomes too small. 2) Minimizing uncoupled qubit/coupler lengths: To optimize qubit energy scales and coupling strengths, neither qubits nor couplers can be designed to span an arbitrary length (e.g., full size of a large processor matrix). Ideally, all qubit length should be magnetically coupled to connected couplers, and all coupler length to connected qubits. 3) Minimization of noise pick-up areas and cross-talks:
Flux qubits and couplers are rf SQUIDs, which can be quite sensitive to magnetic fields. Extreme care needs to be taken to minimize their pick-up of undesired disturbances, such as coupling to external flux noise sources or the unintended coupling (cross-talk) from a control line to a device it is not intended to control. 4) 2D chip integration: While it would be nice to be able to grow a processor lattice in all three dimensions, in reality these lattices have to be implemented on the surface of 2D chips. Even if we imagine adding more metal layers to our fabrication process or 3D integration of several chips stacked on top of each other and passing quantum state between them (through, e.g., superconducting backside vias), growing the processor graph along the physical third dimension will always be harder than along the 2D chip plane. 1 
5)
Regularity and the notion of a "unit tile": While it is in principle possible to arrange qubits in highly irregular structures, in practice, especially while designing chips not tailored to any specific problem graph structures which might arise in a concrete application, we find it convenient (to simplify the design and operation) to introduce the notion of a unit tile, which is a smaller structure that can be replicated in both dimensions of the chip plane.
C. Chimera topology
One of the features of a flux qubit is that (unlike, e.g., qubits based on quantum dots or individual trapped ions) they are essentially macroscopic inductive loops interrupted by Josephson junction(s) and that these qubit body loops can be stretched and routed as needed. The same is true for qubitto-qubit couplers [17] - [19] , except that parametrically they tend to be lower inductance devices, and thus, shorter.
With this in mind we examined different arrangements of qubit loops, and eventually settled on the Chimera unit tile topology (used in both D-Wave One and D-Wave Two processors), schematically depicted in Fig. 1 . Each unit tile consists of 8 qubits -4 horizontal and 4 vertical -with couplers between each horizontal/vertical pair. The unit tile is a complete bipartite graph K 4,4 . Unit tiles can be arranged into larger grid-like structures that fill a plane, and each horizontal qubit can be coupled to the corresponding qubits in the neighboring tiles to the left and right, while each vertical qubit can be coupled to those in the neighboring tiles above and below.
How well does the Chimera topology satisfy the requirements and constraints given above? Consider the following:
• The Chimera graph is non-planar. Assuming the ability to establish chains of qubits along rows and columns of the processor matrix, there is a straightforward approach to embed complete graphs up to 4N nodes in a N × N grid of unit cells (denoted as C N ). This is illustrated in Fig. 2 for the case of N = 4. This approach can be validated based on the following observations: 1) Taking a single K M,M tile and ferromagnetically coupling pairs of horizontal and vertical qubits along its diagonal (contracting edges, which connect them in graph-theoretical language) produces a complete graph K M . 2) Taking a 2 × 2 array of complete bipartite graphs K M,M and ferromagnetically coupling pairs of qubits in the same row/column produces a complete bipartite graph K 2M,2M . 3) Taking two complete graphs K M and connecting them to two sides of a complete bipartite graph K M,M produces a complete graph K 2M -every node in K 2M can be coupled to every other node either because they either belong to the same K M and were coupled anyway or because they belong to different K M s, in which case there is connection between them through the complete bipartite part.
• The Chimera topology was designed to be interleaved with the required control circuitry (which is schematically represented by lighter shaded areas in Figure 1 ). In the implementation under discussion, each square "plaquette" formed at the intersection of two qubits contains three Φ-DACs. Generally, the left (right) Φ-DAC provides certain type of control to the vertical (horizontal) qubit, while the middle one controls the corresponding coupler, as schematically shown in the bottom-left corner of this diagram.
• Almost all of the qubit length is coupled to couplers, and almost all of the coupler length is coupled to qubits, thus maximizing coupled signal strength. Also, implementing the qubit and coupler loops as long and narrow differential microstrip lines (in practice, over a superconducting ground-plane) minimizes noise and parasitic cross-talk pick-up.
• Chimera unit tiles can be arranged into arbitrarily large 2D structures (limited only by fabrication yields, die size and available number of IO lines/die pads required to program all Φ-DACs). For example, the D-Wave One processor contained 128 qubits in a C 4 grid (a 4 × 4 grid of 8-qubit tiles) and the D-Wave Two processor contains 512 qubits in a C 8 grid (an 8 × 8 grid of 8-qubit tiles). While this approach can be generalized to an arbitrary K M,M unit tile with 2M qubits, our current implementation of M = 4 was chosen because (as will be seen later) all of its required Φ-DACs can be fit in a 5 × 5 array of fixedsize plaquettes without too much wasted space, simplifying (manual) layout and managing overall design complexity. Another advantageous feature of the M = 4 size is that the number of Φ-DACs used for problem specification (one per qubit and one per coupler, thus giving a total of 32 per tile) is approximately balanced with the number of Φ-DACs used to make qubits robust against fabrication variations (4 per qubit in the D-Wave One generation, 5 in D-Wave Two, giving a total of 32 or 40 per tile, respectively). For smaller unit tile size majority of the Φ-DACs would be of the second variety.
III. DESIGN AND OPERATION OF A Φ-DAC.
The precision desired for setting problem parameters sets the requirements for the range and precision of individual Φ- DACs. Generally, our current implementation requires about 8 bits of dynamic range for individual Φ-DACs, with full ranges varying from several thousandths of a magnetic flux quantum (mΦ 0 ) to half a Φ 0 coupled into qubit or coupler control loops, depending on the Φ-DAC type.
To achieve this dynamic range while minimizing both total area occupied by control circuitry (thus minimizing qubit length and increasing qubit energy scales) and total number of wires needed for programming, in our current design we chose to implement most of our Φ-DACs as two-stage devices, of the kind schematically shown in Figure 3 .
Each of the DAC digits (referred to as "most significant" and "least significant" here, or "MSD" and "LSD") is implemented as a SQUID loop into which we can write and store some number of flux quanta m, e.g., −8 m 8. Individual quanta can be added to or subtracted from the storage loop via an SFQ pulse source, depicted here as a Josephson junction; its structure and operation will be described in section III-B. Both digit storage loops are magnetically coupled into an output device via an inductive ladder.
A single flux quantum added to the MSD coil induces M MSD /L MSD * Φ 0 flux into the top ladder loop, and
denotes total inductance of the MSD loop). The output flux increases proportinally with the number of flux quanta added, up to a maximum determined by the device parameters and addressing scheme. There is in general a nonlinear component associated with the junction inductances, but as long as these inductances are small compared to main loop inductances (true for our devices), this correction is negligible. In our example, if MSD loop can store up to 8 flux quanta of either polarity, it can provide 16 distinct values of output flux, or implement a 4-bit DAC.
To increase precision, a second stage is added. Here, the effect of a single flux quantum in the LSD loop is further subdivided by a factor of L DIV /L total loop1 . If this loop can also provide 16 distinct values of stored flux and the division ratio is 16, one MSD step will be further subdivided into 16 steps of LSD, and the two-stage device is an 8-bit DAC. In practice, of course, we want to guarantee both the total output range and the coverage of an MSD step by the LSD in the presence of fabrication variations, so we need to add some margin to the number of quanta that we can store in both loops.
Φ-DACs with different numbers of digits and weights of each digit can be designed using the same principles, but we have found that this two-stage design is sufficient for almost all of our DACs 2 .
A. Φ-DAC: Inductive storage and ladder
Having covered the basic idea behind our Φ-DACs, we can present a more realistic layout of their implementation on the top of Figure 4 . Large storage inductors (∼ 1 nH) are implemented as stacked spirals (blue and green in the figure), shown here wound in two metal layers, though our real layouts use four layer spirals, with 0.25 µm line width and spacing design rules.
The inductive ladder is implemented as two galvanically connected washers in the bottom metal layer (red), magnetically coupled to their two coils. The horizontal bar between them implements the shared inductance L DIV of Figure 3 .
To minimize unintended coupling between DAC coils and other elements of the circuit, the whole structure is covered by a shielding sky-plane in the top metal layer (dotted diagonal lines).
Simple magnetic coupling between the inductive ladder and target device using the microstrip transformer shown in the 2 Two special cases were introduced in D-Wave Two processors: a DAC which biases the qubit CCJJ major loop, for which currently 5 bits of dynamic range is sufficient and it was implemented as a single coil of the same type directly coupled into a target device, and second a very coarse stage for a qubit flux bias DAC, useful to deal with larger local qubit flux offsets.
top-left panel of Figure 4 is sufficient to implement a full range of several tens of mΦ 0 into the target device. However, the majority of our DACs (ones that control the compound Josephson junctions of couplers, inductance tuners and persistent current compensators) require a range comparable to half a Φ 0 , since they need to be able to bias their target's corresponding CJJ all the way between its maximum I c and fully suppressed. To implement such higher-range control we merge the CJJ loop of the target device with the MSD stage of the inductive ladder, as shown in the top-right panel of Figure  4 (Josephson junctions are shown as yellow circles).
An additional complication of this particular structure is that the DAC should be coupled with equal strength into both halves of the target CJJ loop in order to avoid coupling into target device body. To achieve this, the MSD coil is split into two symmetric halves, as shown in the top-right panel of Figure 4 .
The simplistic lumped-element model of Figure 3 is not entirely adequate as a complete description of our Φ-DAC devices, especially considering the cross-section of an actual device implemented in all six available metal layers (drawn to scale) at the bottom of Figure 4 . The LSD loop couples flux directly into the MSD one and it can reach the output not only via the inductive ladder, but also via this magnetic connection to the (strongely coupled to the output) MSD. In addition, the MSD flux can reach the output directly, not mediated by the washer (and with the sign opposite to the washer-mediated coupling).
We treat a complete Φ-DAC structure as a three-port device (LSD, MSD and OUT) and, using the 3D inductance extraction program FastHenry with superconductor support [20] , extract its complete inductance matrix:
For subsequent analysis we treat the SFQ pulse sources as simple current sources that can produce (up to) I in (approximately half of their junction critical current I c , as discussed below) into a large inductive load, and calculate all relevant parameters of our Φ-DACs as shown in Table I . After we build a Φ-DAC layout model, we iterate over its geometrical parameters to ensure that it fits into the available space, has the required number of bits and range, and that its MSD/LSD division ratio is such that the LSD comfortably spans a single MSD step.
B. Φ-DAC: SFQ pulse sources
Our implementation of an SFQ source is based on perhaps the earliest incarnations of single-flux-quanta circuits [21] : a current biased dc-SQUID made with two shunted junctions.
A schematic of two dc-SQUIID SFQ pulse sources feeding the LSD and MSD storage loops of a single Φ-DAC is shown in Figure 5 .
To operate, one first applies PWR current bias (biasing all junctions to about half of their I c ). ADDR is then applied, providing an initial flux bias to the dc-SQUID bodies. Ramping TRIG with a polarity that adds to ADDR in, for example, There are 4608 such pairs implemented on a 512 qubit processor. Junction critical current is 55µA. Each junction is shunted with approximately 0.58 Ω, which corresponds to a βc 0.05. The DAC storage inductances for LSD and MSD loops are 1 nH, whereas inductance of the source itself is 24 pH.
the dc-SQUID comprised of junctions J0 and J1, eventually steers enough current through J0 to exceed its critical current, causing it to "flip" by 2π in phase, admitting a single flux quantum into the dc-SQUID loop. TRIG is then decreased, eventually causing J1 to flip. The J0/J1 dc-SQUID is thus returned to its zero flux state, but in the process the phase drop across the LSD inductor has been increased by 2π -an SFQ pulse is added to that storage loop. Assuming the LSD inductor is large compared to the dc-SQUID inductance, this process can be repeated until the persistent current stored in the LSD loop becomes comparable to the PWR current, cancelling it, preventing junctions from further flipping. At that point, the Φ-DAC loop has reached its maximum SFQ capacity.
If one changes the sign of PWR, using the same process one can add single flux quanta of the opposite magnetic field direction into this storage loop (or, subtract from the ones stored there).
Note that the TRIG line is twisted between the dc-SQUIDs J0/J1 and J2/J3, so when it adds to the ADDR prebias for the J0/J1 dc-SQUID, it subtracts from the J2/J3 dc-SQUID, and the J2/J3 SQUID is quiescent. But if one reverses the polarity of the TRIG pulses relative to the ADDR pre-bias, one can operate the J2/J3 dc-SQUID, adding a SFQ to the MSD Φ-DAC coil. The relative polarity of ADDR and TRIG allows us to select the Φ-DAC stage on which we want to operate.
The PWR, ADDR, and TRIG levels are chosen to meet the following criteria: 1) With PWR held at its active level, the state of a Φ-DAC changes by exactly one flux quanta per ADDR, TRIG pulse. 2) Each Φ-DAC undergoes SFQ transitions only when all three lines addressing that device are active. If two or fewer lines are active, the state of the Φ-DAC does not change. If these criteria are met, then a limited number (O( 3 √ N )) of control lines can address N Φ-DACs in what we call "XYZ" fashion, discussed further in Section III-E. Here we discuss the process, which we refer to as margining, by which programming levels are chosen to meet the above criteria.
Φ-DAC state stability is fully determined by Φ b and I b , where Φ b is the sum of the ADDR and TRIG flux biases and I b is the total current biasing the dc-SQUID SFQ pulse source. I b includes contributions from PWR and from the current circulating in the main Φ-DAC loop due to its flux state. A critical line in (Φ b , I b ) space, similar to that of a current biased dc-SQUID, bounds the region in which a flux state is stable. When this line is crossed due to manipulation of PWR, ADDR, and TRIG, a transition will take place.
In Figure 6 , the critical line of the zero flux state of the dc-SQUID pulse source is plotted. Crossing this boundary corresponds to the first junction flip in the SFQ pulse sequence described previously. The system will cross the boundary at a point that depends on the main Φ-DAC loop flux state. Margining of the PWR, ADDR, and TRIG levels can be understood as a geometric partitioning of this boundary into active regions, in which intended transitions will take place, and forbidden zones, in which transitions that do not meet the margining criteria would occur. PWR, ADDR and TRIG levels , and therefore the sum of the ADDR and TRIG levels must not reach this region. The height of region (c) is equal to the combined heights of the two green regions, is equal to the combined heights of the outer red regions, and is equal to the main Φ-DAC loop current range I in . The critical line shown was computed using the average Φ-DAC parameters measured on a D-Wave Two processor. The ADDR and TRIG levels chosen for this processor (vertical dashed lines) do not quite match the boundaries of the allowed and forbidden zones (as would be optimal) due to variation of physical parameters between Φ-DACs and the requirement that the margining criteria be met for all Φ-DACs.
are chosen to maximize the size of the active regions while avoiding the forbidden zones.
C. Φ-DAC reset
The protocols described above allow us to add or subtract SFQ to a Φ-DAC stage, ending up with a known number of flux quanta when we start from a known state. For realistic operation we must also be able to reliably reset all Φ-DACs into a known state starting from an unknown state.
To reset a Φ-DAC, I PWR is set to zero. The dc-SQUID pulse source still sees a non-zero current bias, as long as the Φ-DAC is in a non-zero flux state. Programming the Φ-DAC under these conditions will cause SFQ changes in the main Φ-DAC loop that decrease this current bias. Applying ADDR+TRIG pulses with large enough amplitude to reliably drive transitions (larger than the maximum Φ b value of the critical boundary in Figure 6 ) will 'de-program' the Φ-DAC one SFQ at a time, until it reaches its lowest energy zero SFQ state for which the circulating current is zero. To reliably reach this zero SFQ state, junction critical current asymmetry must be small: the critical current difference between the two junctions in the dc-SQUID pulse source should be well under Φ 0 /L, where L is the main loop inductance.
Note that the margining criteria are violated during reset. All Φ-DACs are reset simultaneously.
D. Minimizing Φ-DAC footprint
As we mentioned in Section II, the Φ-DAC area is what ultimately sets the size of our processor unit tile. This in turn determined the length of the qubits, and thus their energy scales, ultimately affecting the performance of the annealing algorithm. Minimizing this area is therefore of great importance to us.
What matters for a given Φ-DAC to achieve its design objectives is the maximum number of single flux quanta that we can store in its MSD and LSD loops (determining maximum range and precision, provided that division ratio is chosen correctly). That, in turn, is proportional to the L × I c product of the storage loop inductance L and the pulse source junction I c . How can we minimize an area required to implement both junctions and inductor to achieve constant (and sufficient) L × I c product? Equivalently, how can we maximize this product in given area?
One can observe that (to the first order of approximation), inductance of a spiral coil (for fixed number of available layers) is proportional to its area with some proportionality constant α. The same is true for junction area, given a fixed critical current density J c . If we have unit area available for the whole Φ-DAC, and inductance occupies some fraction x of that,
, which reaches its maximum at x = 0.5, meaning that half of the optimal Φ-DAC area is occupied by storage inductance and another half by source junctions.
This was the rule that we used for choosing source junction I c vs. storage L (their J c was fixed by requirements of the analog qubit and coupler circuitry in a process with only a single available trilayer). Figure 7 is a CAD view of three Φ-DACs within one plaquette of our current processor.
Note that the result of this analysis is independent of critical current density. Suppose a second high-J c trilayer becomes available for our next generation design, say, 9 kA/cm 2 (in addition to our current 250 A/cm 2 ), a factor of 36 in J c . Just replacing the existing junctions with smaller in size and equal critical current would save us less than a factor of 2 in Φ-DAC area. If instead L is decreased and I c is increased by a factor of 6 in value, the total area decreases by the same factor, with L × I c product unchanged.
E. XYZ-addressing line count
We need 72 Φ-DACs to control all the qubits and couplers of a unit tile (6 per qubit, 16 for controlling internal couplers, and 8 for controlling external couplers), for a total of 4608 Φ-DACs for our D-Wave Two 512-qubit processors. To select one of them using cubic XYZ-addressing, we need at least 3 * 3 √ 4608 = 50 lines, or about 16 lines per dimension. We have arranged all required Φ-DACs for a given tile in 25 3-DAC plaquettes (one plaquette is empty), as shown in the left panel of Figure 8 . One of three Φ-DACs within a plaquette is selected using one of three ADDR lines, with all three sharing a TRIG line, resulting in 15 ADDR and 5 TRIG lines addressing all Φ-DACs within unit tile.
The third dimension of addressing is established by separating tile arrays into PWR domains. Our D-Wave Two processors contain an 8×8 array of unit tiles, split into sixteen 2 × 2 power domains, as shown in the right panel of Figure  8 . All Φ-DACs within one power domain are connected in series and fed by one of 16 PWR lines. 30 ADDR and 10 TRIG lines are reused between power domains, for a total of 30 + 10 + 16 = 56 lines used to address all Φ-DACs within a processor matrix. While it is not optimal (because of the difference in the number of ADDR and TRIG lines), it is sufficiently close, and this arrangement allowed us to achieve a more regular layout without having to assign different roles to a single line within the processor fabric (e.g., make a single line work as an ADDR for one DAC and a TRIG for another).
IV. CONCLUSIONS
We have described how, starting with top-level requirements of a processor implementing a quantum annealing algorithm, we have designed its hardware graph and required control infrastructure, which allowed us to successfully operate processors with up to 512 rf-SQUID qubits using only 56 control lines for problem programming. Figure 9 shows a microphotograph of an active area of a D-Wave Two processor chip.
The most important feature of our new Φ-DAC design is its zero static power dissipation -unlike traditional SFQ circuitry, which incorporates on-chip resistive current sources tapping a common voltage rail, this design biases all devices serially with a fixed current whose magnitude is set by a roomtemperature resistor 3 . The only energy dissipated on-chip is on the order of I c × Φ 0 per flux quantum moved into (or out of) the storage inductor. For a pair of 55 µA Φ-DAC junctions this corresponds to 0.22 aJ. Complete reprogramming of all 9216 Φ-DAC stages moving from -16 to +16 SFQ in their storage loops would dissipate on chip only about 65 fJ.
While the D-Wave One required a post-programming delay of about 1 s, D-Wave Two can thermalise to 20 mK within 10 ms, a factor of 100 improvement achieved within one processor generation just in this post-programming thermalization time.
